Altera CPLD

Item No.:

EPM7128STC100-7N

Supplier Details

Country: Taiwan

City: Taipei

Address: 11493 8F, No.79, Chow Tze St

TEL: +886-2-55825588

Fax: +886-2-55805500

Online Showroom: 78 Products

CPLD

Programmable Logic Device Family
Description: The MAX 7000 family of high-density, high-performance PLDs is based on Altera’s second-generation MAX architecture.
Features:
- High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture
- 5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in MAX 7000S devices – ISP circuitry compatible with IEEE Std. 1532
- Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S devices
- Built-in JTAG boundary-scan test (BST) circuitry in MAX7000S devices with 128 or more macrocells
- Complete EPLD family with logic densities ranging from 600 to 5,000 usable gates (see Tables 1 and 2)
- 5-ns pin-to-pin logic delays with up to 175.4-MHz counter frequencies (including interconnect)
- PCI-compliant devices available
Delivery time: 5-7days from distributor
Payment: T/T in advance

Home » Product Directory » Electronic,Electrical » Electronic Component » Altera FPGA » Altera CPLD